Part Number Hot Search : 
4C04W 1542D AD795 MB91103 MCR100 TLRO4420 NJM2294 DT74C
Product Description
Full Text Search
 

To Download LZ93B53 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 LZ93B53
LZ93B53
DESCRIPTION
The LZ93B53 is a CMOS synchronous signal generator LSI which provides B/W TV synchronous pulses and video signal processing pulses, in combination with the timing signal generator LSI (LZ93N61, LZ95F50, or LZ93F33).
Synchronous Signal Generator for CCD
PIN CONNECTIONS
18-PIN MFP
TOP VIEW
CLKI 1 CLKO 2
0
17 VDI 16 VD2 15 HDI 14 HD2 13 CBLK 12 HBLK 11 [ CSYN 10 BCPI
FEATURES . Switchable between 270000 pixels B/W CCD
and 320000 pixels B/W CCD . Switchable between EIA and CCIR systems q Single + 5 V power supply . External synchronization is possible . Package : f 8-pin MFP(MFPOI 8-P)
NMD 3 CPMD 4 CKMD 5 VRI [ 6 TSTI 7 TST2 8 8
}
BLOCK DIAGRAM
Vcc VDI VD2 HDI HD2 CBLK HBLK CSYN BCP I
I
I
1
7-BIT COUNTER I
GATE CONTROL t t
I
)
~
~
&
~
& VRI
&
~
~
CLKI
CLKO
TVMD
CPMD
CKMD
TST I
TST2
GND
LZ93B53 ABSOLUTE MAXIMUM RATINGS
PARAM~ER Power voltaae Input voltage Output voltage Ooeratina temperature Storage temperature I I SYMBOL Vcc VI Vo Tovr I -0.3 RATING - 0.3 to 7.0 to vm+o.3 / v `c I"cl - 0.3 to Vcc + 0.3 -20 to +70
\
UN~ v v I
]
Tstg
-55 to +150
DC CHARACTERISTICS
PARAM=ER
Low level input voltage
(VCC=+5 Vtl O%, T a = - 2 0 t o +7VC) I SYMBOL \
VIL VIH
CONDITIONS
MIN. ] TYP. I MAX.
1,5
UNIT I NOTE v v 1
High level input voltage rtii~h level threshold voltage Low level threshold voltage Hysteresis voltaae Low level output voltage High level output voltage Low level in~ut current I LOW level input current
High level input current High level input current
3.5
I
I I
VT+ VT VT+ -VTVOL VOH
Schmitt buffer Schmitt buffer Schmitt buffer
IOL
I
1,0 0,4
I
13.71VI v v 0.4 v v
1.0
2
I
=4 mA mA 4.0
3 4
6 7
IoH=-2
I
IIL1 I
]
I
IIIL21
I
IIH1 I
I
11H2 I
Vl=o v Vl=o v VI= Vcc VI= Vm
,uA PA
PA
1.0
8.0 60
NOTES :
1. Applied to inputs (IC, ICU, ICD). 2. Applied to input (ICSU). 3. Applied to all outputs (0). 4. Applied to inputs (IC, ICU, Icsu ). 5. Applied to input (lCD). 6. Applied to inputs (IC, ICD). 7. Applied to inputs (ICU, ICSU).
251
LZ93B53 PIN FUNCTION
10. ~
r
`DWL
`f ~
`uwn' ` `
r,,. ,.m,v, L
,
",.",
,",.
This is a pin to input the clock which is used as the reference of the horizontal and vertical pulses. This pin should be connected to DO on the timing LSI. The frequency varies depending on CKMD (pin 5) as follows. q EIA system 270000 pixels fck : 9.534964 MHz(606 fH) 360000 pixels fck : 12.713285 MHz(808 fH) . CCIR system 320000 pixels fck : 9,656250 MHz(6I 8 fH) 420 MO pixels fck : 12.875000 MHz(824 fH) 2 CLKO
1
CLKI
Ic
m
Main clock
o
ICD
lrf
--
Clock out
This is an inverted output pin for CLKI (pin 1). This is a pin to select TV systems. q Low level : EIA system
q
3
lVMD
TV mode select
High level : CCIR system
4
CPMD
Icu
--
Clamp pulse mode select
This is a pin to control stop and continuance of BCPI (pin 10) within the vertical blanking period. q High level : BCPI outputs continuous pulses. q Low level : BCP I stops outputting composite pulses while there is no effective pixel within the V blanking period. This is an input pin to switch the frequency devision in accordance with the area sensor as follows.
5
CKMD
Icu
-
Clock mode select
Frequency division output CKMD Number of pixels
1/3 High 270000
1/4 Low 360000
This is an input pin for the external V reset pulse which is used to apply vertical synchronization to the counter (2 fck counter) on the synchronization. This resetting takes priority over the internal resetting. Since the rise of input at VRI is taken at the horizontal synchronous frequency (2 fH) which is two times as high as the internal frequency, when the 6 VRI
Icsu
u
Vertical reset
vertical pulses which were separated in terms of frequency from the composite synchronous signal from other equipment are used, the fall must have a phase difference of less than 1/2 fH compared with the start timing of the vertical synchronous signal. When the interal synchronization is obtained, the High level should be selected. The input is designed as a schmitt trigger buffer.
7
TSTI
ICD
-
Test tarminal 1
This is an input pin for tests, Typically, this pin should be open or at the Low level.
252
LZ93B53
SYMBOL TST2 9 GND
1/0
ICD
WLARITY
PIN NAME Test tarminal 2 Ground
FUNCTION This is an input pin for tests. Typically, this pin should be open or at the Low level. This is a grounding pin. This pin output pulse which is used to clamp optical black on each line of the sensor output, Typically, these are horizontal synchronization continuous pulses. However, setilng CPMD (pin 4) to the Low level allows the composite output which becomes the Low level while there is no effective pixel within the vertical blanking period. This pin outputs EIA and CCIR standard composite
--
10
BCP I
o
n
Optical block clamp pulse
11
CSYN
o
Composite signal
synchronous
synchronous signals. q EIA system : Compatible with RS-170 . CCIR system : Compatible with CCIR This pin outputs a pulse to stop tie horizontal transfer pulses which drive the horizontal register in the area sensor. This pin outputs pulses which are used for video
12
HBLK
o
Horizontal blanking pulse
13
CBLK
o
Composite blanking pulse
blanking in the encoder. . EIA system . CCIR system : 11.01 ps, V20 H is cleared. : 12.12/s, V25 H is cleared.
This pin outputs pulses which are synchronous with 14 HD2
o
Horizontal drive pulse 2
the start of each line and used as the H reference of the timing LSI. This pin outputs pulses which are synchronous with
15
HDI
o
L
Horizontal drive pulse 1
the start of each line and used as the H reference of external equipment.
16
VD2
o
n
n
--
This pin outputs pulses which are obtained at the Vertical drive pulse 2 start of each field and used as the V reference of the timing LSI. This pin outputs pulses which are obtained at the Vertical drive pulse 1 start of each field and used as the V reference of external equipment. Power supply supply +5 V power
17
VDI
0
--
Vcc
: lnDut Din (CMOS level). Ic ICU : Input pin (CMOS level with pull-up resistor).
ICD : Input pin (CMOS level with pull-down resistor). ICSU : Schmiti-trigger input pin (CMOS level with pull-uP resistor)
o
: Output
pin
253
LZ93B53 TIMING DIAGRAM
VERTICAL TIMING < EIA > (ODD FIELD)
523524525 1
234567891011
12131415161718192021
22
HD VD CBLK CSYN * BCPI HBLK
m~fl n nn uu nn uu n u n u
n
n
n u u u u u u u u
n u u
n u u
nn u u u u
n u u
n u n u
n
n
I uuuuuu~uuuuuuu nnn uuuuuuuuuu
& uu nn uu
* CPMD = L
(EVEN FIELD)
260261 262 2N 2M 265266267269269270271 272273274275276277278 279280281 282283284 HD
VD CBLK CSYN * BCPI HBLK
n u n u
n u n u
n u n u
nnn I Iu uuuuuuu~uuuuu nnn uuuuuuuUuu
n d u
n u u
n u u
M u u u u
n u H
n u u
n u u
n u u
n u u
nL u n u u-- u n u
* CPMD=L
VERTICAL TIMING < CCIR > (Ist, 3rd FIELD)
622623624625
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
21 22 23 24
HD VD CBLK CSYN * BCPI HBLK
n n n n n n n n n n n n n n n n n n n n rL n n n n 2 ~' ~ u u u u u u u u u uu u u u nnnn nnn uuuuuuuuuuuuuuuuuuuuuuuuu * CPMD=L
(2nd, 4th FIELD)
310311
312313314315316317318
319
32U
321
322323324325326327328
329
334=236237
HD CB~ CSYN * BCPI HBLK
~E
u
u
u
u
u
u
u
11
u
u
u
u
u
u
u
u
u
u
u
u
v' L1
u
u
u
* CPMD = L
254
LZ93B53
HORIZONTAL TIMING < EIA >
Unit : fls
HD CBLK
--~
~ 1.57
CSYN (EQ)
(SAW)
~ 1,57 ~" -3.15 1.57
-.~ 072 2,05
BCPI
HBLK
1'
`r
=
NOTES : . Applied
q
= to the CCD of 542 horizontal pixels (CKMD = H) : A= 3.88, B 2.94, C 8 . 6 0 Applied to the CCD of 726 horizontal pixels (CKMD = L) : A=3.93, B =2.91, C =8.57
HORIZONTAL TIMING < CCIR >
Unit : ~s HD CBLK
~ ~
1.55 6,21
CSYN
155
(EQ) (SAW)
~ -3.1 1 1.55
078 2.02
BCPI
HBLK
~B~
NOTES :
q
Applied to the CCD of 542 horizontal pixels (CKMD = H) : A =3.83, B =2.90, C= 9.73
q Applied to the CCD of 726 horizontal pixels (CKMD = L) : A =3.88, B =2.87, C=9.70
255


▲Up To Search▲   

 
Price & Availability of LZ93B53

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X